Context Navigation

← Previous Changeset
Next Changeset →

Changeset 3457

Timestamp:

04/15/2012 12:11:26 AM (14 months ago)

Author:

hsamra

Message:

FPGA source code.

Location:

openbts/trunk/TransceiverRAD1/fpga

Files:

: 164 added

. (added)
README.RAD1 (added)
inband_lib (added)
inband_lib/chan_fifo_reader.v (added)
inband_lib/channel_demux.v (added)
inband_lib/channel_ram.v (added)
inband_lib/cmd_reader.v (added)
inband_lib/data_packet_fifo.v (added)
inband_lib/packet_builder.v (added)
inband_lib/register_io.v (added)
inband_lib/rx_buffer_inband.v (added)
inband_lib/test_comparator.v (added)
inband_lib/tx_buffer_inband.v (added)
inband_lib/tx_packer.v (added)
inband_lib/usb_fifo_reader.v (added)
inband_lib/usb_fifo_writer.v (added)
inband_lib/usb_packet_fifo.v (added)
megacells (added)
megacells/accum32.bsf (added)
megacells/accum32.cmp (added)
megacells/accum32.inc (added)
megacells/accum32.v (added)
megacells/accum32_bb.v (added)
megacells/accum32_inst.v (added)
megacells/add32.bsf (added)
megacells/add32.cmp (added)
megacells/add32.inc (added)
megacells/add32.v (added)
megacells/add32_bb.v (added)
megacells/add32_inst.v (added)
megacells/addsub16.bsf (added)
megacells/addsub16.cmp (added)
megacells/addsub16.inc (added)
megacells/addsub16.v (added)
megacells/addsub16_bb.v (added)
megacells/addsub16_inst.v (added)
megacells/bustri.bsf (added)
megacells/bustri.cmp (added)
megacells/bustri.inc (added)
megacells/bustri.v (added)
megacells/bustri_bb.v (added)
megacells/bustri_inst.v (added)
megacells/clk_doubler.v (added)
megacells/clk_doubler_bb.v (added)
megacells/dspclkpll.v (added)
megacells/dspclkpll_bb.v (added)
megacells/fifo_1kx16.bsf (added)
megacells/fifo_1kx16.cmp (added)
megacells/fifo_1kx16.inc (added)
megacells/fifo_1kx16.v (added)
megacells/fifo_1kx16_bb.v (added)
megacells/fifo_1kx16_inst.v (added)
megacells/fifo_2k.v (added)
megacells/fifo_2k_bb.v (added)
megacells/fifo_4k.v (added)
megacells/fifo_4k_18.v (added)
megacells/fifo_4k_bb.v (added)
megacells/fifo_4kx16_dc.bsf (added)
megacells/fifo_4kx16_dc.cmp (added)
megacells/fifo_4kx16_dc.inc (added)
megacells/fifo_4kx16_dc.v (added)
megacells/fifo_4kx16_dc_bb.v (added)
megacells/fifo_4kx16_dc_inst.v (added)
megacells/mylpm_addsub.bsf (added)
megacells/mylpm_addsub.cmp (added)
megacells/mylpm_addsub.inc (added)
megacells/mylpm_addsub.v (added)
megacells/mylpm_addsub_bb.v (added)
megacells/mylpm_addsub_inst.v (added)
megacells/pll.v (added)
megacells/pll_bb.v (added)
megacells/pll_inst.v (added)
megacells/sub32.bsf (added)
megacells/sub32.cmp (added)
megacells/sub32.inc (added)
megacells/sub32.v (added)
megacells/sub32_bb.v (added)
megacells/sub32_inst.v (added)
models (added)
models/bustri.v (added)
models/fifo.v (added)
models/fifo_1c_1k.v (added)
models/fifo_1c_2k.v (added)
models/fifo_1c_4k.v (added)
models/fifo_1k.v (added)
models/fifo_2k.v (added)
models/fifo_4k.v (added)
models/fifo_4k_18.v (added)
models/pll.v (added)
models/ssram.v (added)
sdr_lib (added)
sdr_lib/adc_interface.v (added)
sdr_lib/atr_delay.v (added)
sdr_lib/bidir_reg.v (added)
sdr_lib/cic_dec_shifter.v (added)
sdr_lib/cic_decim.v (added)
sdr_lib/cic_int_shifter.v (added)
sdr_lib/cic_interp.v (added)
sdr_lib/clk_divider.v (added)
sdr_lib/cordic.v (added)
sdr_lib/cordic_stage.v (added)
sdr_lib/ddc.v (added)
sdr_lib/dpram.v (added)
sdr_lib/duc.v (added)
sdr_lib/ext_fifo.v (added)
sdr_lib/fifo_1kx16.bsf (added)
sdr_lib/fifo_1kx16.cmp (added)
sdr_lib/fifo_1kx16.inc (added)
sdr_lib/fifo_1kx16.v (added)
sdr_lib/fifo_1kx16_bb.v (added)
sdr_lib/fifo_1kx16_inst.v (added)
sdr_lib/fifo_4kx16_dc.bsf (added)
sdr_lib/fifo_4kx16_dc.cmp (added)
sdr_lib/fifo_4kx16_dc.inc (added)
sdr_lib/fifo_4kx16_dc.v (added)
sdr_lib/fifo_4kx16_dc_bb.v (added)
sdr_lib/fifo_4kx16_dc_inst.v (added)
sdr_lib/gen_cordic_consts.py (added)
sdr_lib/gen_sync.v (added)
sdr_lib/hb (added)
sdr_lib/hb/acc.v (added)
sdr_lib/hb/coeff_rom.v (added)
sdr_lib/hb/halfband_decim.v (added)
sdr_lib/hb/halfband_interp.v (added)
sdr_lib/hb/mac.v (added)
sdr_lib/hb/mult.v (added)
sdr_lib/hb/ram16_2port.v (added)
sdr_lib/hb/ram16_2sum.v (added)
sdr_lib/hb/ram32_2sum.v (added)
sdr_lib/io_pins.v (added)
sdr_lib/master_control.v (added)
sdr_lib/master_control_multi.v (added)
sdr_lib/phase_acc.v (added)
sdr_lib/ram.v (added)
sdr_lib/ram16.v (added)
sdr_lib/ram32.v (added)
sdr_lib/ram64.v (added)
sdr_lib/rssi.v (added)
sdr_lib/rx_buffer.v (added)
sdr_lib/rx_chain.v (added)
sdr_lib/rx_chain_dual.v (added)
sdr_lib/rx_dcoffset.v (added)
sdr_lib/serial_io.v (added)
sdr_lib/setting_reg.v (added)
sdr_lib/setting_reg_masked.v (added)
sdr_lib/sign_extend.v (added)
sdr_lib/strobe_gen.v (added)
sdr_lib/tx_buffer.v (added)
sdr_lib/tx_chain.v (added)
sdr_lib/tx_chain_hb.v (added)
toplevel (added)
toplevel/include (added)
toplevel/include/common_config_1rxhb_1tx.vh (added)
toplevel/include/common_config_2rxhb_2tx.vh (added)
toplevel/include/common_config_bottom.vh (added)
toplevel/usrp_inband_usb (added)
toplevel/usrp_inband_usb/config.vh (added)
toplevel/usrp_inband_usb/usrp_inband_usb.csf (added)
toplevel/usrp_inband_usb/usrp_inband_usb.esf (added)
toplevel/usrp_inband_usb/usrp_inband_usb.pin (added)
toplevel/usrp_inband_usb/usrp_inband_usb.psf (added)
toplevel/usrp_inband_usb/usrp_inband_usb.qpf (added)
toplevel/usrp_inband_usb/usrp_inband_usb.qsf (added)
toplevel/usrp_inband_usb/usrp_inband_usb.v (added)

Download in other formats: